 |
MTB CAT1 Peripheral driver library
|
|
MTB CAT1 Peripheral driver library
|
This configuration structure of the SMIF memory device is used to store device-specific parameters.
These parameters are used to set up the memory mode initialization and the memory API.
Data Fields | |
| uint32_t | numOfAddrBytes |
| This specifies the number of address bytes used by the memory slave device, valid values 1-4. | |
| uint32_t | memSize |
| The memory size: For densities of 2 gigabits or less - the size in bytes; For densities 4 gigabits and above - bit-31 is set to 1b to define that this memory is 4 gigabits and above; and other 30:0 bits define N where the density is computed as 2^N bytes. More... | |
| cy_stc_smif_mem_cmd_t * | readCmd |
| This specifies the Read command. | |
| cy_stc_smif_mem_cmd_t * | writeEnCmd |
| This specifies the Write Enable command. | |
| cy_stc_smif_mem_cmd_t * | writeDisCmd |
| This specifies the Write Disable command. | |
| cy_stc_smif_mem_cmd_t * | eraseCmd |
| This specifies the Erase command. | |
| uint32_t | eraseSize |
| This specifies the sector size of each Erase. | |
| cy_stc_smif_mem_cmd_t * | chipEraseCmd |
| This specifies the Chip Erase command. | |
| cy_stc_smif_mem_cmd_t * | programCmd |
| This specifies the Program command. | |
| uint32_t | programSize |
| This specifies the page size for programming. | |
| cy_stc_smif_mem_cmd_t * | readStsRegWipCmd |
| This specifies the command to read the WIP-containing status register. | |
| cy_stc_smif_mem_cmd_t * | readStsRegQeCmd |
| This specifies the command to read the QE-containing status register. | |
| cy_stc_smif_mem_cmd_t * | writeStsRegQeCmd |
| This specifies the command to write into the QE-containing status register. | |
| cy_stc_smif_mem_cmd_t * | readSfdpCmd |
| This specifies the read SFDP command. | |
| uint32_t | stsRegBusyMask |
| The Busy mask for the status registers. | |
| uint32_t | stsRegQuadEnableMask |
| The QE mask for the status registers. | |
| uint32_t | eraseTime |
| Max time for erase type 1 cycle time in ms. | |
| uint32_t | chipEraseTime |
| Max time for chip erase cycle time in ms. | |
| uint32_t | programTime |
| Max time for page program cycle time in us. | |
| uint32_t | hybridRegionCount |
| This specifies the number of regions for memory with hybrid sectors. | |
| cy_stc_smif_hybrid_region_info_t ** | hybridRegionInfo |
| This specifies data for memory with hybrid sectors. | |
| cy_stc_smif_mem_cmd_t * | readLatencyCmd |
| This specifies the command to read variable latency cycles configuration register. | |
| cy_stc_smif_mem_cmd_t * | writeLatencyCmd |
| This specifies the command to write variable latency cycles configuration register. | |
| uint32_t | latencyCyclesRegAddr |
| This specifies the address for variable latency cycle address. | |
| uint32_t | latencyCyclesMask |
| This specifies variable latency cycles Mask. | |
| uint32_t cy_stc_smif_mem_device_cfg_t::memSize |
The memory size: For densities of 2 gigabits or less - the size in bytes; For densities 4 gigabits and above - bit-31 is set to 1b to define that this memory is 4 gigabits and above; and other 30:0 bits define N where the density is computed as 2^N bytes.
For example, 0x80000021 corresponds to 2^30 = 1 gigabyte.