|
|
#define | CY_SCB_RX_INTR_LEVEL SCB_INTR_RX_TRIGGER_Msk |
| | The number of data elements in the RX FIFO is greater than the value of the RX FIFO level.
|
| |
|
#define | CY_SCB_RX_INTR_NOT_EMPTY SCB_INTR_RX_NOT_EMPTY_Msk |
| | The RX FIFO is not empty.
|
| |
|
#define | CY_SCB_RX_INTR_FULL SCB_INTR_RX_FULL_Msk |
| | The RX FIFO is full.
|
| |
|
#define | CY_SCB_RX_INTR_OVERFLOW SCB_INTR_RX_OVERFLOW_Msk |
| | An attempt to write to a full RX FIFO.
|
| |
|
#define | CY_SCB_RX_INTR_UNDERFLOW SCB_INTR_RX_UNDERFLOW_Msk |
| | An attempt to read from an empty RX FIFO.
|
| |
|
#define | CY_SCB_RX_INTR_BAUD_DETECT SCB_INTR_RX_BAUD_DETECT_Msk |
| | LIN baudrate detection is completed.
|
| |
|
#define | CY_SCB_RX_INTR_UART_FRAME_ERROR SCB_INTR_RX_FRAME_ERROR_Msk |
| | A UART framing error detected.
|
| |
|
#define | CY_SCB_RX_INTR_UART_PARITY_ERROR SCB_INTR_RX_PARITY_ERROR_Msk |
| | A UART parity error detected.
|
| |
|
#define | CY_SCB_RX_INTR_SPI_PARITY_ERROR SCB_INTR_RX_PARITY_ERROR_Msk |
| | A SPI parity error detected.
|
| |
|
#define | CY_SCB_RX_INTR_UART_BREAK_DETECT SCB_INTR_RX_BREAK_DETECT_Msk |
| | A UART break detected.
|
| |
