|
|
#define | CY_CSD_REG_OFFSET_CONFIG (offsetof(CSD_Type, CONFIG)) |
| | The register offset.
|
| |
|
#define | CY_CSD_REG_OFFSET_SPARE (offsetof(CSD_Type, SPARE)) |
| | The register offset.
|
| |
|
#define | CY_CSD_REG_OFFSET_STATUS (offsetof(CSD_Type, STATUS)) |
| | The register offset.
|
| |
|
#define | CY_CSD_REG_OFFSET_STAT_SEQ (offsetof(CSD_Type, STAT_SEQ)) |
| | The register offset.
|
| |
|
#define | CY_CSD_REG_OFFSET_STAT_CNTS (offsetof(CSD_Type, STAT_CNTS)) |
| | The register offset.
|
| |
|
#define | CY_CSD_REG_OFFSET_STAT_HCNT (offsetof(CSD_Type, STAT_HCNT)) |
| | The register offset.
|
| |
|
#define | CY_CSD_REG_OFFSET_RESULT_VAL1 (offsetof(CSD_Type, RESULT_VAL1)) |
| | The register offset.
|
| |
|
#define | CY_CSD_REG_OFFSET_RESULT_VAL2 (offsetof(CSD_Type, RESULT_VAL2)) |
| | The register offset.
|
| |
|
#define | CY_CSD_REG_OFFSET_ADC_RES (offsetof(CSD_Type, ADC_RES)) |
| | The register offset.
|
| |
|
#define | CY_CSD_REG_OFFSET_INTR (offsetof(CSD_Type, INTR)) |
| | The register offset.
|
| |
|
#define | CY_CSD_REG_OFFSET_INTR_SET (offsetof(CSD_Type, INTR_SET)) |
| | The register offset.
|
| |
|
#define | CY_CSD_REG_OFFSET_INTR_MASK (offsetof(CSD_Type, INTR_MASK)) |
| | The register offset.
|
| |
|
#define | CY_CSD_REG_OFFSET_INTR_MASKED (offsetof(CSD_Type, INTR_MASKED)) |
| | The register offset.
|
| |
|
#define | CY_CSD_REG_OFFSET_HSCMP (offsetof(CSD_Type, HSCMP)) |
| | The register offset.
|
| |
|
#define | CY_CSD_REG_OFFSET_AMBUF (offsetof(CSD_Type, AMBUF)) |
| | The register offset.
|
| |
|
#define | CY_CSD_REG_OFFSET_REFGEN (offsetof(CSD_Type, REFGEN)) |
| | The register offset.
|
| |
|
#define | CY_CSD_REG_OFFSET_CSDCMP (offsetof(CSD_Type, CSDCMP)) |
| | The register offset.
|
| |
|
#define | CY_CSD_REG_OFFSET_SW_RES (offsetof(CSD_Type, SW_RES)) |
| | The register offset.
|
| |
|
#define | CY_CSD_REG_OFFSET_SENSE_PERIOD (offsetof(CSD_Type, SENSE_PERIOD)) |
| | The register offset.
|
| |
|
#define | CY_CSD_REG_OFFSET_SENSE_DUTY (offsetof(CSD_Type, SENSE_DUTY)) |
| | The register offset.
|
| |
|
#define | CY_CSD_REG_OFFSET_SW_HS_P_SEL (offsetof(CSD_Type, SW_HS_P_SEL)) |
| | The register offset.
|
| |
|
#define | CY_CSD_REG_OFFSET_SW_HS_N_SEL (offsetof(CSD_Type, SW_HS_N_SEL)) |
| | The register offset.
|
| |
|
#define | CY_CSD_REG_OFFSET_SW_SHIELD_SEL (offsetof(CSD_Type, SW_SHIELD_SEL)) |
| | The register offset.
|
| |
|
#define | CY_CSD_REG_OFFSET_SW_AMUXBUF_SEL (offsetof(CSD_Type, SW_AMUXBUF_SEL)) |
| | The register offset.
|
| |
|
#define | CY_CSD_REG_OFFSET_SW_BYP_SEL (offsetof(CSD_Type, SW_BYP_SEL)) |
| | The register offset.
|
| |
|
#define | CY_CSD_REG_OFFSET_SW_CMP_P_SEL (offsetof(CSD_Type, SW_CMP_P_SEL)) |
| | The register offset.
|
| |
|
#define | CY_CSD_REG_OFFSET_SW_CMP_N_SEL (offsetof(CSD_Type, SW_CMP_N_SEL)) |
| | The register offset.
|
| |
|
#define | CY_CSD_REG_OFFSET_SW_REFGEN_SEL (offsetof(CSD_Type, SW_REFGEN_SEL)) |
| | The register offset.
|
| |
|
#define | CY_CSD_REG_OFFSET_SW_FW_MOD_SEL (offsetof(CSD_Type, SW_FW_MOD_SEL)) |
| | The register offset.
|
| |
|
#define | CY_CSD_REG_OFFSET_SW_FW_TANK_SEL (offsetof(CSD_Type, SW_FW_TANK_SEL)) |
| | The register offset.
|
| |
|
#define | CY_CSD_REG_OFFSET_SW_DSI_SEL (offsetof(CSD_Type, SW_DSI_SEL)) |
| | The register offset.
|
| |
|
#define | CY_CSD_REG_OFFSET_IO_SEL (offsetof(CSD_Type, IO_SEL)) |
| | The register offset.
|
| |
|
#define | CY_CSD_REG_OFFSET_SEQ_TIME (offsetof(CSD_Type, SEQ_TIME)) |
| | The register offset.
|
| |
|
#define | CY_CSD_REG_OFFSET_SEQ_INIT_CNT (offsetof(CSD_Type, SEQ_INIT_CNT)) |
| | The register offset.
|
| |
|
#define | CY_CSD_REG_OFFSET_SEQ_NORM_CNT (offsetof(CSD_Type, SEQ_NORM_CNT)) |
| | The register offset.
|
| |
|
#define | CY_CSD_REG_OFFSET_ADC_CTL (offsetof(CSD_Type, ADC_CTL)) |
| | The register offset.
|
| |
|
#define | CY_CSD_REG_OFFSET_SEQ_START (offsetof(CSD_Type, SEQ_START)) |
| | The register offset.
|
| |
|
#define | CY_CSD_REG_OFFSET_IDACA (offsetof(CSD_Type, IDACA)) |
| | The register offset.
|
| |
|
#define | CY_CSD_REG_OFFSET_IDACB (offsetof(CSD_Type, IDACB)) |
| | The register offset.
|
| |
