Defines a driver to facilitate interfacing with the auxiliary clock.
More...
|
| enum | WICED_CLK_SRC_SEL { WICED_ACLK0,
WICED_ACLK1
} |
| |
| enum | WICED_CLK_SRC_FREQ_SEL { WICED_ACLK_FREQ_1_MHZ,
WICED_ACLK_FREQ_24_MHZ
} |
| |
Defines a driver to facilitate interfacing with the auxiliary clock.
Use this driver to output a clock to a GPIO pin for external use. Two clock sources are avaliable: clk0 or clk1, as well as two base frequencies used to calulate the prescaler : 1 MHz or 24 MHz. Note that the desired GPIO pin must have already been configured to output for aclk. See the HW muxing section in the Kit Guide or HW User Manual for your device for more information.
| void wiced_hal_aclk_disable |
( |
uint32_t |
clkSrc | ) |
|
Disables the desired auxilary clock source.
- Parameters
-
| clkSrc | - Clock source to disable (aclk0 or aclk1). |
- Returns
- none
| void wiced_hal_aclk_enable |
( |
uint32_t |
frequency, |
|
|
uint32_t |
clkSrc, |
|
|
uint32_t |
baseFreqSel |
|
) |
| |
Configures, enables, and starts the aclk to be active on a preconfigured GPIO pin.
(!) Note that the desired GPIO pin must have already been configured to output for aclk. See the HW muxing section in the HW User Manual or Kit Guide for your device for more information.
- Parameters
-
| frequency | - Desired frequency (in KHz) to output; 0 is the same as disable. |
| clkSrc | - ACLK0 or ACLK1 |
| baseFreqSel | - ACLK_FREQ_1_MHZ or ACLK_FREQ_24_MHZ. |
- Returns
- none
