|
|
#define | GFXSS_DC_DISP0_INT_MASK GFXSS_DC_DCNANO_GCREGDISPLAYINTRENABLE_GCREGDISPLAYINTRENABLE_DISP0_Msk |
| | Display0 interrupt.
|
| |
|
#define | GFXSS_DC_DISP0_DBI_CFG_ERROR_MASK GFXSS_DC_DCNANO_GCREGDISPLAYINTRENABLE_GCREGDISPLAYINTRENABLE_DISP0_DBI_CFG_ERROR_Msk |
| | Display0 DBI configure error.
|
| |
|
#define | GFXSS_DC_PANEL_UNDERFLOW_MASK GFXSS_DC_DCNANO_GCREGDISPLAYINTRENABLE_GCREGDISPLAYINTRENABLE_PANEL_UNDERFLOW_Msk |
| | Panel underflow intr.
|
| |
|
#define | GFXSS_DC_SOFT_RESET_DONE_MASK GFXSS_DC_DCNANO_GCREGDISPLAYINTRENABLE_GCREGDISPLAYINTRENABLE_SOFT_RESET_DONE_Msk |
| | Soft reset done.
|
| |
|
#define | GFXSS_DC_BUS_ERROR_MASK GFXSS_DC_DCNANO_GCREGDISPLAYINTRENABLE_GCREGDISPLAYINTRENABLE_BUS_ERROR_Msk |
| | Bus error.
|
| |
