| Resource | Parameter | Value | Remarks |
|---|---|---|---|
| ADC | VREF | 1.2 V | |
| Measurement type | Single Ended | ||
| Input voltage range | 0 to 2.4 V (0 to 2*VREF) | ||
| Output range | 0x000 to 0x7FF | ||
| DAC | Reference source | VDDA | |
| Input range | 0x000 to 0xFFF | ||
| Output range | 0 to VDDA | ||
| Output type | Unbuffered output | ||
| I2C | Role | Master | Configurable to slave mode through HAL function |
| Data rate | 100 kbps | Configurable through HAL function | |
| Drive mode of SCL & SDA pins | Open Drain (drives low) | External pull-up resistors are required | |
| LpTimer | Uses WCO (32.768 kHz) as clock source & MCWDT as counter; 1 count = 1/32768 second or 32768 counts = 1 second | ||
| SPI | Data rate | 100 kpbs | Configurable through HAL function |
| Slave select polarity | Active low | ||
| UART | Flow control | No flow control | Configurable through HAL function |
| Data format | 8N1 | Configurable through HAL function | |
| Baud rate | 115200 | Configurable through HAL function | |
This board supports enhanced security features which can be configured as part of development. For details about exactly what is available and how to use it, see the Secure Boot SDK User Guide. Configuring these settings makes use of the CySecureTools Python package. PSoC™ 64 specific details are available in the README_PSOC64.md file.
When using CySecureTools to initialize the application, it will generate json files for each possible mode. Some of those modes require information about how to access external memory if it is available. These settings are specific to the external memory attached to your board. For this board, the following settings should be used. Note, a description of what each of the settings means is provided at the end.
To get started with the no secure policy, the following commands can be run:
$ cysecuretools set-ocd –name openocd –path <Path to ModusToolbox™ tools install>/openocd
$ cysecuretools -t cys06xxa init $ cysecuretools -t cys06xxa entrance-exam create-keys provision-device
© Cypress Semiconductor Corporation, 2019-2022.